22.8 GHz substrate integrated waveguide analog frequency divide-by-3 circuit

Apostolos Georgiadis; Ana Collado; Kyriaki Niotaki

doi:10.1109/LMWC.2015.2409782

22.8 GHz substrate integrated waveguide analog frequency divide-by-3 circuit

Apostolos Georgiadis
, Ana Collado
, Kyriaki Niotaki

Optical Networks and Systems Department

Research output: Contribution to journal › Article › peer-review

Abstract

A 22.8 GHz analog frequency divide-by-3 circuit is presented based on an injection locked oscillator. Substrate integrated waveguide (SIW) technology is used to implement the input and output sections of the frequency divider circuit. The input SIW section at the gate of the active device permits the introduction of the injection signal at the third harmonic frequency of the oscillator, while the output section is designed to maximize the DC-RF conversion efficiency of the oscillator circuit. A prototype is fabricated presenting a measured DC-RF efficiency of 38.5% at 7.603 GHz output frequency with 3.7 dBm output power. An injection locking bandwidth of 301.4 MHz was obtained for a 1.5 dBm input injection signal at 22.8 GHz.

Original language	English
Pages (from-to)	304-306
Number of pages	3
Journal	IEEE Microwave and Wireless Components Letters
Volume	25
Issue number	5
DOIs	https://doi.org/10.1109/LMWC.2015.2409782
Publication status	Published - 1 May 2015
Externally published	Yes

Keywords

Analog frequency divider
harmonic balance
injection locking
oscillator
substrate integrated waveguide (SIW)

Access to Document

10.1109/LMWC.2015.2409782

Cite this

@article{a6f544cf1a924664939629bcde57d8ad,

title = "22.8 GHz substrate integrated waveguide analog frequency divide-by-3 circuit",

abstract = "A 22.8 GHz analog frequency divide-by-3 circuit is presented based on an injection locked oscillator. Substrate integrated waveguide (SIW) technology is used to implement the input and output sections of the frequency divider circuit. The input SIW section at the gate of the active device permits the introduction of the injection signal at the third harmonic frequency of the oscillator, while the output section is designed to maximize the DC-RF conversion efficiency of the oscillator circuit. A prototype is fabricated presenting a measured DC-RF efficiency of 38.5\% at 7.603 GHz output frequency with 3.7 dBm output power. An injection locking bandwidth of 301.4 MHz was obtained for a 1.5 dBm input injection signal at 22.8 GHz.",

keywords = "Analog frequency divider, harmonic balance, injection locking, oscillator, substrate integrated waveguide (SIW)",

author = "Apostolos Georgiadis and Ana Collado and Kyriaki Niotaki",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.",

year = "2015",

month = may,

day = "1",

doi = "10.1109/LMWC.2015.2409782",

language = "English",

volume = "25",

pages = "304--306",

journal = "IEEE Microwave and Wireless Components Letters",

issn = "1531-1309",

number = "5",

}

TY - JOUR

T1 - 22.8 GHz substrate integrated waveguide analog frequency divide-by-3 circuit

AU - Georgiadis, Apostolos

AU - Collado, Ana

AU - Niotaki, Kyriaki

PY - 2015/5/1

Y1 - 2015/5/1

N2 - A 22.8 GHz analog frequency divide-by-3 circuit is presented based on an injection locked oscillator. Substrate integrated waveguide (SIW) technology is used to implement the input and output sections of the frequency divider circuit. The input SIW section at the gate of the active device permits the introduction of the injection signal at the third harmonic frequency of the oscillator, while the output section is designed to maximize the DC-RF conversion efficiency of the oscillator circuit. A prototype is fabricated presenting a measured DC-RF efficiency of 38.5% at 7.603 GHz output frequency with 3.7 dBm output power. An injection locking bandwidth of 301.4 MHz was obtained for a 1.5 dBm input injection signal at 22.8 GHz.

AB - A 22.8 GHz analog frequency divide-by-3 circuit is presented based on an injection locked oscillator. Substrate integrated waveguide (SIW) technology is used to implement the input and output sections of the frequency divider circuit. The input SIW section at the gate of the active device permits the introduction of the injection signal at the third harmonic frequency of the oscillator, while the output section is designed to maximize the DC-RF conversion efficiency of the oscillator circuit. A prototype is fabricated presenting a measured DC-RF efficiency of 38.5% at 7.603 GHz output frequency with 3.7 dBm output power. An injection locking bandwidth of 301.4 MHz was obtained for a 1.5 dBm input injection signal at 22.8 GHz.

KW - Analog frequency divider

KW - harmonic balance

KW - injection locking

KW - oscillator

KW - substrate integrated waveguide (SIW)

UR - https://www.scopus.com/pages/publications/85028232205

U2 - 10.1109/LMWC.2015.2409782

DO - 10.1109/LMWC.2015.2409782

M3 - Article

AN - SCOPUS:85028232205

SN - 1531-1309

VL - 25

SP - 304

EP - 306

JO - IEEE Microwave and Wireless Components Letters

JF - IEEE Microwave and Wireless Components Letters

IS - 5

ER -

22.8 GHz substrate integrated waveguide analog frequency divide-by-3 circuit

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this