A full bandwidth ATM firewall

Olivier Paul, Maryline Laurent, Sylvain Gombault

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper we describe an architecture providing an high speed access control service for ATM networks. This architecture is based on two main components. The first one is a signalling analyser which takes the signalling information as an input and produces dynamically the configuration for our second module. This second module called IFT (Internet Fast Translator) is used to analyse the information located in the ATM cells and currently operates at 622 Mb/s. The complete architecture provides the access control at the ATM, IP and transport levels without packet reassembling.

Original languageEnglish
Pages (from-to)206-221
Number of pages16
JournalLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume1895
DOIs
Publication statusPublished - 1 Jan 2000
Externally publishedYes

Fingerprint

Dive into the research topics of 'A full bandwidth ATM firewall'. Together they form a unique fingerprint.

Cite this