A low complexity block turbo decoder architecture - [Transactions letters]

C. Vanstraceele; B. Geller; J. M. Brossier; J. P. Barbot

doi:10.1109/TCOMM.2008.050636

A low complexity block turbo decoder architecture - [Transactions letters]

C. Vanstraceele, B. Geller, J. M. Brossier, J. P. Barbot

Research output: Contribution to journal › Article › peer-review

Abstract

In this letter we present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah's algorithm by not storing any of the concurrent codewords generated by the list decoder.

Original language	English
Pages (from-to)	1985-1987
Number of pages	3
Journal	IEEE Transactions on Communications
Volume	56
Issue number	12
DOIs	https://doi.org/10.1109/TCOMM.2008.050636
Publication status	Published - 1 Dec 2008

Keywords

Block codes
Iterative decoding
Low-complexity design
Turbo codes

Access to Document

10.1109/TCOMM.2008.050636

Cite this

@article{3b84e83fd7404d32bbfa3fb0682f52f6,

title = "A low complexity block turbo decoder architecture - [Transactions letters]",

abstract = "In this letter we present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah's algorithm by not storing any of the concurrent codewords generated by the list decoder.",

keywords = "Block codes, Iterative decoding, Low-complexity design, Turbo codes",

author = "C. Vanstraceele and B. Geller and Brossier, \{J. M.\} and Barbot, \{J. P.\}",

year = "2008",

month = dec,

day = "1",

doi = "10.1109/TCOMM.2008.050636",

language = "English",

volume = "56",

pages = "1985--1987",

journal = "IEEE Transactions on Communications",

issn = "0090-6778",

number = "12",

}

TY - JOUR

T1 - A low complexity block turbo decoder architecture - [Transactions letters]

AU - Vanstraceele, C.

AU - Geller, B.

AU - Brossier, J. M.

AU - Barbot, J. P.

PY - 2008/12/1

Y1 - 2008/12/1

N2 - In this letter we present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah's algorithm by not storing any of the concurrent codewords generated by the list decoder.

AB - In this letter we present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah's algorithm by not storing any of the concurrent codewords generated by the list decoder.

KW - Block codes

KW - Iterative decoding

KW - Low-complexity design

KW - Turbo codes

U2 - 10.1109/TCOMM.2008.050636

DO - 10.1109/TCOMM.2008.050636

M3 - Article

AN - SCOPUS:58049192397

SN - 0090-6778

VL - 56

SP - 1985

EP - 1987

JO - IEEE Transactions on Communications

JF - IEEE Transactions on Communications

IS - 12

ER -

A low complexity block turbo decoder architecture - [Transactions letters]

Abstract

Keywords

Access to Document

Fingerprint

Cite this