A low-power σδADC optimized for GSM/EDGE standard in 65-nm CMOS

  • Hussein Fakhoury
  • , Chadi Jabbour
  • , Hasham Khushk
  • , Van Tam Nguyen
  • , Patrick Loumeau

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A ADC with both Signal Transfer Function (STF) and Noise Transfer Function (NTF) optimized for GSM/EDGE application is presented. A direct-feedforward single-loop filter is used to improve linearity of the modulator at low supply voltage. From the edge of the signal bandwidth to over 1MHz of band, measured STF is flat and in-band ripple is less than 0.01dB. Clocked @ 26MHz the modulator achieves 82dB dynamic-range, 80dB peak SNR, 85dB peak THD, 88dBc peak SFDR. Implemented in 65-nm CMOS, it consumes 1.74mW from the 1.2V supply and occupies an active die area of 0.081mm2 (395μm×205μm) without voltage references.

Original languageEnglish
Title of host publication2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages1109-1112
Number of pages4
DOIs
Publication statusPublished - 2 Aug 2011
Event2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
Duration: 15 May 201118 May 2011

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Conference

Conference2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Country/TerritoryBrazil
CityRio de Janeiro
Period15/05/1118/05/11

Fingerprint

Dive into the research topics of 'A low-power σδADC optimized for GSM/EDGE standard in 65-nm CMOS'. Together they form a unique fingerprint.

Cite this