A new empirical I-V model for NMOS and PMOS transistors

Francisco I. Hirata, Muriel Muller, Yang Ni, Claude Gimenes

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The authors arc with the Department of Electronics and Physics, Institute National of Telecommunications, 91000 Evry, France This paper describes a new empirical model, capable of modeling with high accuracy the current-voltage (I-V) characteristics of metal-oxide semiconductor (MOS) transistors of n-type (nMOS) and p-type (pMOS). The I-V model presents a simplified parameters extraction method, easy to obtain and to implement using computer aide design (CAD) software. The model was validated under DC and transient simulations. The extraction procedure and results are described in the article.

Original languageEnglish
Title of host publicationProceedings of the 19th International Conference on Microelectronics, ICM
Pages355-358
Number of pages4
DOIs
Publication statusPublished - 1 Dec 2007
Externally publishedYes
Event19th International Conference on Microelectronics, ICM - Cairo, Egypt
Duration: 29 Dec 200731 Dec 2007

Publication series

NameProceedings of the International Conference on Microelectronics, ICM

Conference

Conference19th International Conference on Microelectronics, ICM
Country/TerritoryEgypt
CityCairo
Period29/12/0731/12/07

Keywords

  • CMOS
  • FET
  • Modeling
  • NMOS
  • PMOS

Fingerprint

Dive into the research topics of 'A new empirical I-V model for NMOS and PMOS transistors'. Together they form a unique fingerprint.

Cite this