Cross logic: A new approach for defect-tolerant circuits

Mariem Slimani, Arwa Ben Dhia, Lirida Naviner

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

As technology scales down to the nanometer era, manufacturing defects are rapidly becoming a major concern in the design of electronic circuits. In this work, we present a defect-tolerant logic family constructed with CMOS cells. The basic idea of this approach is the construction of logic gates in which the outputs and their complementaries correct each other. We demonstrate, through circuit simulation using CMOS cells from a 65nm industrial process, that the proposed logic turns out to be a good compromise to construct robust circuits under the constraint of limited area overhead.

Original languageEnglish
Title of host publicationICICDT 2014 - IEEE International Conference on Integrated Circuit Design and Technology
PublisherIEEE Computer Society
ISBN (Print)9781479921539
DOIs
Publication statusPublished - 1 Jan 2014
Externally publishedYes
Event2014 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2014 - Austin, TX, United States
Duration: 28 May 201430 May 2014

Publication series

NameICICDT 2014 - IEEE International Conference on Integrated Circuit Design and Technology

Conference

Conference2014 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2014
Country/TerritoryUnited States
CityAustin, TX
Period28/05/1430/05/14

Keywords

  • Robustness
  • analog fault simulation
  • defect modeling
  • defect tolerance

Fingerprint

Dive into the research topics of 'Cross logic: A new approach for defect-tolerant circuits'. Together they form a unique fingerprint.

Cite this