Dynamic power management on LDPC decoders

Erick Amador, Raymond Knopp, Vincent Rezard, Renaud Pacalet

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI Implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.

Original languageEnglish
Title of host publicationProceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010
PublisherIEEE Computer Society
Pages416-421
Number of pages6
ISBN (Print)9780769540764
DOIs
Publication statusPublished - 1 Jan 2010

Publication series

NameProceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010

Fingerprint

Dive into the research topics of 'Dynamic power management on LDPC decoders'. Together they form a unique fingerprint.

Cite this