Abstract
This article presents the high-level design of general multi-stage noise band cancellation (MSNBC) ∑ Δ analog-to-digital converters (ADC). The MSNBC architecture enables to extend the conversion bandwidth of a primary modulator and to provide high resolution conversion. Moreover, this architecture should offer a low power consumption. This type of ADC is very useful for wideband and high resolution application such as the digitization of data for the linearization of base station (BTS) power amplifiers. This article introduces the MSNBC architecture and provides a methodology for the high-level design of such ADC for both discrete-time and continuous-time implementation. The methodology enables the design of stable and high resolution modulators and, the direct synthesis of digital FIR filters that are used for noise cancellation. This methodology is fast and useful to design high performance MSNBC ∑ Δ ADC.
| Original language | English |
|---|---|
| Pages (from-to) | 235-245 |
| Number of pages | 11 |
| Journal | Analog Integrated Circuits and Signal Processing |
| Volume | 77 |
| Issue number | 2 |
| DOIs | |
| Publication status | Published - 28 Sept 2013 |
| Externally published | Yes |
Keywords
- Continuous-time
- Direct synthesis
- Discrete-time
- Noise band cancellation
- Noise cancellation filter
- Sigma-delta