Skip to main navigation Skip to search Skip to main content

Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix

  • CNRS LTCI
  • UFE - Université Française d'Egypte

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Citations (Scopus)

Abstract

As CMOS technology is reaching the nanometer scale, transient and intermittent faults occurrence in logic circuits, which implies a reliability degradation, can no longer be neglected. This paper deals with reliability evaluation which is a critical parameter in circuit design. The proposed method is scalable, iterative and accelerates the reliability analysis.

Original languageEnglish
Title of host publicationProceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010
Pages524-527
Number of pages4
DOIs
Publication statusPublished - 28 May 2010
Externally publishedYes
Event11th International Symposium on Quality Electronic Design, ISQED 2010 - San Jose, CA, United States
Duration: 22 Mar 201024 Mar 2010

Publication series

NameProceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010

Conference

Conference11th International Symposium on Quality Electronic Design, ISQED 2010
Country/TerritoryUnited States
CitySan Jose, CA
Period22/03/1024/03/10

Fingerprint

Dive into the research topics of 'Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix'. Together they form a unique fingerprint.

Cite this