TY - GEN
T1 - Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix
AU - Ezzat, Hicham
AU - Naviner, Lírida
PY - 2010/5/28
Y1 - 2010/5/28
N2 - As CMOS technology is reaching the nanometer scale, transient and intermittent faults occurrence in logic circuits, which implies a reliability degradation, can no longer be neglected. This paper deals with reliability evaluation which is a critical parameter in circuit design. The proposed method is scalable, iterative and accelerates the reliability analysis.
AB - As CMOS technology is reaching the nanometer scale, transient and intermittent faults occurrence in logic circuits, which implies a reliability degradation, can no longer be neglected. This paper deals with reliability evaluation which is a critical parameter in circuit design. The proposed method is scalable, iterative and accelerates the reliability analysis.
U2 - 10.1109/ISQED.2010.5450527
DO - 10.1109/ISQED.2010.5450527
M3 - Conference contribution
AN - SCOPUS:77952622244
SN - 9781424464555
T3 - Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010
SP - 524
EP - 527
BT - Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010
T2 - 11th International Symposium on Quality Electronic Design, ISQED 2010
Y2 - 22 March 2010 through 24 March 2010
ER -