Leveraging Interaction between Memory Footprint and Parallelism Degree for efficient GPU Portings

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Porting large HPC applications entirely on a Graphics Processing Unit (GPU) can be challenging. Some code portions are indeed unsuitable for GPU porting. Therefore, selecting the most profitable code parts for GPU porting is crucial. Many profiling tools address this issue, but their overhead is non-negligible for large HPC test cases. Moreover, the extracted code parts might not be the best candidates for any input set size. We present an approach that extrapolates the behavior of pre-selected code parts from different input set size runs on a target GPU. This enables developers to evaluate the application's parallelism potential and memory footprint prior to GPU porting. We applied our approach to several HPC mini-applications and evaluated the extrapolations through a comparison to the existing GPU versions, as ground truth, on different vendors' GPUs. Our results provide input set sizes of magnitude leading to GPU memory saturation and recommend which pre-selected code parts should be further studied for GPU porting.

Original languageEnglish
Title of host publicationProceedings - 2025 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2025
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages857-865
Number of pages9
ISBN (Electronic)9798331526436
DOIs
Publication statusPublished - 1 Jan 2025
Event2025 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2025 - Milan, Italy
Duration: 3 Jun 20257 Jun 2025

Publication series

NameProceedings - 2025 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2025

Conference

Conference2025 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2025
Country/TerritoryItaly
CityMilan
Period3/06/257/06/25

Keywords

  • Application Porting
  • GPU
  • HPC
  • Heterogeneous Architectures

Fingerprint

Dive into the research topics of 'Leveraging Interaction between Memory Footprint and Parallelism Degree for efficient GPU Portings'. Together they form a unique fingerprint.

Cite this