Parallel scaling-free and area-time efficient CORDIC algorithm

Matteo Causo, Ting An, Lirida Alves De Barros Naviner

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper proposes an innovative version of the CORDIC algorithm by introducing a parallel rotator able to rotate for more than one micro-rotation angle per time. Methods for choosing the consecutive micro-rotation angles pairs as well as the most appropriate configuration for the proposed approach, are here reported. Simulations have been performed for a 16-bits architecture in order to demonstrate how to produce efficient trade-offs between complexity and accuracy. Considerations about Angular Domain extension are taken into account.

Original languageEnglish
Title of host publication2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012
Pages149-152
Number of pages4
DOIs
Publication statusPublished - 1 Dec 2012
Externally publishedYes
Event2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012 - Seville, Seville, Spain
Duration: 9 Dec 201212 Dec 2012

Publication series

Name2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012

Conference

Conference2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012
Country/TerritorySpain
CitySeville, Seville
Period9/12/1212/12/12

Keywords

  • ASIC
  • Arithmetic processor
  • CORDIC algorithm
  • CORDIC implementation

Fingerprint

Dive into the research topics of 'Parallel scaling-free and area-time efficient CORDIC algorithm'. Together they form a unique fingerprint.

Cite this