Performance evaluation of parallel applications on multiprocessor systems on chip

O. Hammami, G. Tian

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A MPSOC based on Network-on-Chip (NoC) is developed and presented. Some matrix applications are developed for this platform according to the shared-memory programming model. Performance results are compared between the NoC based multiprocessor system and the traditional busbased MPSOC. The concerns of efficient data distribution and requisition for the memory system have also been considered in this paper. A conclusion is made in the end showing the apparent advantages brought in by the NoC based MPSOC.

Original languageEnglish
Title of host publicationMELECON 2008 - 2008 IEEE Mediterranean Electrotechnical Conference
Pages305-309
Number of pages5
DOIs
Publication statusPublished - 8 Oct 2008
EventMELECON 2008 - 2008 IEEE Mediterranean Electrotechnical Conference - Ajaccio, France
Duration: 5 May 20087 May 2008

Publication series

NameProceedings of the Mediterranean Electrotechnical Conference - MELECON

Conference

ConferenceMELECON 2008 - 2008 IEEE Mediterranean Electrotechnical Conference
Country/TerritoryFrance
CityAjaccio
Period5/05/087/05/08

Keywords

  • MPSOC
  • NoC
  • Parallel programming
  • Performance

Fingerprint

Dive into the research topics of 'Performance evaluation of parallel applications on multiprocessor systems on chip'. Together they form a unique fingerprint.

Cite this