RTTM: Real-time transactional memory

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Hardware transactional memory is a promising synchronization technology for chip-multiprocessors. It simplifies programming of concurrent applications and allows for higher concurrency than lock based synchronization. Standard transactional memory is optimized for average case throughput, but for real-time systems we are interested in worst-case execution times. We propose real-time transactional memory (RTTM) as a time-predictable synchronization solution for chip-multiprocessors in real-time systems. We define the hardware for time-predictable transactions and provide a bound for the maximum transaction retries. The proposed RTTM is evaluated with a simulation of a Java chip-multiprocessor.

Original languageEnglish
Title of host publicationAPPLIED COMPUTING 2010 - The 25th Annual ACM Symposium on Applied Computing
Pages326-333
Number of pages8
DOIs
Publication statusPublished - 23 Jul 2010
Externally publishedYes
Event25th Annual ACM Symposium on Applied Computing, SAC 2010 - Sierre, Switzerland
Duration: 22 Mar 201026 Mar 2010

Publication series

NameProceedings of the ACM Symposium on Applied Computing

Conference

Conference25th Annual ACM Symposium on Applied Computing, SAC 2010
Country/TerritorySwitzerland
CitySierre
Period22/03/1026/03/10

Keywords

  • real-time systems
  • transactional memory

Fingerprint

Dive into the research topics of 'RTTM: Real-time transactional memory'. Together they form a unique fingerprint.

Cite this