Single event transient mitigation through pulse quenching: Effectiveness at circuit level

Samuel N. Pagliarini, Lirida A.De B. Naviner, Jean Francois Naviner

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper exploits the pulse quenching effect in order to reduce circuit error rates due to single event transients in combinational logic. Although the effect allows for substantial reduction in the sensitive area of a single cell, logical masking at circuit level has to be also considered. Our results show that pulse quenching has a limited effectiveness at circuit level. The results of the proposed approach can be used to drive a reliability-aware design flow.

Original languageEnglish
Title of host publication2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages121-124
Number of pages4
ISBN (Print)9781479924523
DOIs
Publication statusPublished - 1 Jan 2013
Externally publishedYes
Event2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013 - Abu Dhabi, United Arab Emirates
Duration: 8 Dec 201311 Dec 2013

Publication series

NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Conference

Conference2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013
Country/TerritoryUnited Arab Emirates
CityAbu Dhabi
Period8/12/1311/12/13

Fingerprint

Dive into the research topics of 'Single event transient mitigation through pulse quenching: Effectiveness at circuit level'. Together they form a unique fingerprint.

Cite this