Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level

  • Quentin Forcioli
  • , Jean Luc Danger
  • , Clementine Maurice
  • , Lilian Bossuet
  • , Florent Bruguier
  • , Maria Mushtaq
  • , David Novo
  • , Loic France
  • , Pascal Benoit
  • , Sylvain Guilley
  • , Thomas Perianin

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The processors (CPUs) embedded in System on Chip (SoC) have to face recent attacks taking advantage of vulnerabilities/features in their microarchitectures to retrieve secret information. Indeed, the increase in complexity of modern CPU and SoC is mainly driven by the seek of performance rather than security. Even if efforts like isolation techniques have been taken to thwart cyberattacks, most microarchitectural features can open the door to security holes. One typical example is the exploitation of cache memory which keeps track of the program execution and paves the way to side-channel (SCA) analysis and transient execution attacks like Meltdown and Spectre, which take advantage of speculative execution. This paper introduces an ongoing study aiming at analyzing the attacks relying on the hardware vulnerabilities of the microarchitectures of CPUs and SoCs. The main objective is to create a virtual and open platform that simulates the behavior of microarchitectural features and their interactions with the peripherals, like accelerators and memories in emerging technologies. The gem5 simulator, whose configuration can be customized to a specific CPU or SoC architecture, is the basis of our chosen platform for security analysis.

Original languageEnglish
Title of host publicationProceedings - 2021 IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages96-102
Number of pages7
ISBN (Electronic)9781665410120
DOIs
Publication statusPublished - 1 Sept 2021
Externally publishedYes
Event6th IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021 - Virtual, Vienna, Austria
Duration: 6 Sept 202110 Sept 2021

Publication series

NameProceedings - 2021 IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021

Conference

Conference6th IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021
Country/TerritoryAustria
CityVirtual, Vienna
Period6/09/2110/09/21

Keywords

  • Microarchitecture
  • Security
  • Simulation
  • SoC
  • gem5

Fingerprint

Dive into the research topics of 'Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level'. Together they form a unique fingerprint.

Cite this