Design of down-sampling processors for radio communications

Adel Ghazel; Lirida Naviner; Khaled Grati

doi:10.1023/A:1024485227426

Design of down-sampling processors for radio communications

Adel Ghazel
, Lirida Naviner
, Khaled Grati

University of Carthage, Ecole Supérieure des Communications de Tunis
Telecom Paris

Résultats de recherche: Contribution à un journal › Article › Revue par des pairs

Résumé

This paper deals with design and implementation of digital filter processors to be used as down-samplers in wireless transceivers. We consider a homodyne direct conversion and propose an improved method to specify each stage of the cascade structure. The proposed scheme results in a globally compact implementation. The method is detailed for DECT standard and illustrated by a fixed point FPGA based implementation.

langue originale	Anglais
Pages (de - à)	31-38
Nombre de pages	8
journal	Analog Integrated Circuits and Signal Processing
Volume	36
Numéro de publication	1-2
Les DOIs	https://doi.org/10.1023/A:1024485227426
état	Publié - 1 juil. 2003

Accès au document

10.1023/A:1024485227426

Contient cette citation

@article{37605195b18241b6921befdd6a068488,

title = "Design of down-sampling processors for radio communications",

abstract = "This paper deals with design and implementation of digital filter processors to be used as down-samplers in wireless transceivers. We consider a homodyne direct conversion and propose an improved method to specify each stage of the cascade structure. The proposed scheme results in a globally compact implementation. The method is detailed for DECT standard and illustrated by a fixed point FPGA based implementation.",

keywords = "Multimode digital decimation filtering, Radio communications, Sigma delta conversion, Wireless transceiver",

author = "Adel Ghazel and Lirida Naviner and Khaled Grati",

year = "2003",

month = jul,

day = "1",

doi = "10.1023/A:1024485227426",

language = "English",

volume = "36",

pages = "31--38",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

number = "1-2",

}

TY - JOUR

T1 - Design of down-sampling processors for radio communications

AU - Ghazel, Adel

AU - Naviner, Lirida

AU - Grati, Khaled

PY - 2003/7/1

Y1 - 2003/7/1

N2 - This paper deals with design and implementation of digital filter processors to be used as down-samplers in wireless transceivers. We consider a homodyne direct conversion and propose an improved method to specify each stage of the cascade structure. The proposed scheme results in a globally compact implementation. The method is detailed for DECT standard and illustrated by a fixed point FPGA based implementation.

AB - This paper deals with design and implementation of digital filter processors to be used as down-samplers in wireless transceivers. We consider a homodyne direct conversion and propose an improved method to specify each stage of the cascade structure. The proposed scheme results in a globally compact implementation. The method is detailed for DECT standard and illustrated by a fixed point FPGA based implementation.

KW - Multimode digital decimation filtering

KW - Radio communications

KW - Sigma delta conversion

KW - Wireless transceiver

U2 - 10.1023/A:1024485227426

DO - 10.1023/A:1024485227426

M3 - Article

AN - SCOPUS:0041843958

SN - 0925-1030

VL - 36

SP - 31

EP - 38

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 1-2

ER -

Design of down-sampling processors for radio communications

Résumé

Accès au document

Empreinte digitale

Contient cette citation