Passer à la navigation principale Passer à la recherche Passer au contenu principal

Linear programming based design of reconfigurable network on chip on eFPGA

Résultats de recherche: Le chapitre dans un livre, un rapport, une anthologie ou une collectionContribution à une conférenceRevue par des pairs

Résumé

Multiprocessors system on chip are expected to be used for multiple applications which might exhibit distinct communication patterns. Finding a common efficient network on chip for these multiple applications might be simply impossible due to the diverging requirements. Reconfigurable network on chip is a potential solution in which the network is reconfigured before application execution in order to match the application specific requirements. Implementation of this reconfigurability might be done using eFPGA. In this paper we propose a methodology to specify the area dimension of reconfigurable eFPGA for NoC (Network on Chip). Various objective functions are used to drive out study. Experimental results show the effectiveness of our approach.

langue originaleAnglais
titreProceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Pages782-785
Nombre de pages4
Les DOIs
étatPublié - 26 déc. 2008
Evénement15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008 - St. Julian's, Malte
Durée: 31 août 20083 sept. 2008

Série de publications

NomProceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008

Une conférence

Une conférence15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Pays/TerritoireMalte
La villeSt. Julian's
période31/08/083/09/08

Empreinte digitale

Examiner les sujets de recherche de « Linear programming based design of reconfigurable network on chip on eFPGA ». Ensemble, ils forment une empreinte digitale unique.

Contient cette citation