Passer à la navigation principale Passer à la recherche Passer au contenu principal

Subnano time to digital converter implemented in PARISROC for PMm 2 R&D program

  • S. Conforti Di Lorenzo
  • , S. Drouet
  • , F. Dulucq
  • , A. El Berni
  • , C. De La Taille
  • , G. Martin-Chassard
  • , E. Wanlin
  • , B. Yun Ky
  • Université Paris-Sud

Résultats de recherche: Contribution à un journal › Article › Revue par des pairs

2 Citations (Scopus)

Résumé

PARISROC is a complete read out chip, in a BiCMOS SiGe 0.35μm technology from AustriaMicroSystems, for photomultipliers array. It allows triggerless acquisition for next generation neutrino experiments and is part of a R&D program called PMm2. The ASIC integrates 16 independent and auto triggered channels with variable gain and provides charge and time measurement by a 10-bit Wilkinson ADC and a 24-bit counter. The time measurement is made of 2 complementary systems: a 24-bit gray counter (coarse time) with a step of 100 ns, and a double ramp TDC (fine time) with a 10-bit resolution and a measured precision of 425 ps RMS. Only the analog TDC will be explained in this paper by detailing the double ramp TDC architecture, the special cares and the first fine time measurements. One of the fine time TDC characteristics is the fact that the double ramp generator is common to all channels.

langue originaleAnglais
Numéro d'articleC01014
journalJournal of Instrumentation
Volume6
Numéro de publication1
Les DOIs
étatPublié - 1 janv. 2011
Modification externeOui

Empreinte digitale

Examiner les sujets de recherche de « Subnano time to digital converter implemented in PARISROC for PMm 2 R&D program ». Ensemble, ils forment une empreinte digitale unique.

Contient cette citation