Passer à la navigation principale Passer à la recherche Passer au contenu principal

Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level

  • Quentin Forcioli
  • , Jean Luc Danger
  • , Clementine Maurice
  • , Lilian Bossuet
  • , Florent Bruguier
  • , Maria Mushtaq
  • , David Novo
  • , Loic France
  • , Pascal Benoit
  • , Sylvain Guilley
  • , Thomas Perianin
  • Institut Polytechnique de Paris
  • Université de Lille
  • Laboratoire Hubert Curien UMR CNRS 5516
  • University of Montpellier (UMR MiVEGEC)
  • Secure-IC SAS

Résultats de recherche: Le chapitre dans un livre, un rapport, une anthologie ou une collectionContribution à une conférenceRevue par des pairs

Résumé

The processors (CPUs) embedded in System on Chip (SoC) have to face recent attacks taking advantage of vulnerabilities/features in their microarchitectures to retrieve secret information. Indeed, the increase in complexity of modern CPU and SoC is mainly driven by the seek of performance rather than security. Even if efforts like isolation techniques have been taken to thwart cyberattacks, most microarchitectural features can open the door to security holes. One typical example is the exploitation of cache memory which keeps track of the program execution and paves the way to side-channel (SCA) analysis and transient execution attacks like Meltdown and Spectre, which take advantage of speculative execution. This paper introduces an ongoing study aiming at analyzing the attacks relying on the hardware vulnerabilities of the microarchitectures of CPUs and SoCs. The main objective is to create a virtual and open platform that simulates the behavior of microarchitectural features and their interactions with the peripherals, like accelerators and memories in emerging technologies. The gem5 simulator, whose configuration can be customized to a specific CPU or SoC architecture, is the basis of our chosen platform for security analysis.

langue originaleAnglais
titreProceedings - 2021 IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021
EditeurInstitute of Electrical and Electronics Engineers Inc.
Pages96-102
Nombre de pages7
ISBN (Electronique)9781665410120
Les DOIs
étatPublié - 1 sept. 2021
Modification externeOui
Evénement6th IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021 - Virtual, Vienna, Autriche
Durée: 6 sept. 202110 sept. 2021

Série de publications

NomProceedings - 2021 IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021

Une conférence

Une conférence6th IEEE European Symposium on Security and Privacy Workshops, Euro S and PW 2021
Pays/TerritoireAutriche
La villeVirtual, Vienna
période6/09/2110/09/21

Empreinte digitale

Examiner les sujets de recherche de « Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level ». Ensemble, ils forment une empreinte digitale unique.

Contient cette citation